Upload_no_text

Tume Römer

male
ASIC Designer, Family father, 2 kids, enjoys small red sportscars and a rose garden

Search For:

Verilog VHDL ASIC Layout ASIC Floorplan ASIC Static Timing Analysis ASIC Synthesis

See Tume Römer: